

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	APPD DATE
			2010-03-18

SCHEM, MLB_LDO, K6
PVT, 3/18/10


Page		Contents	Date
1	1	Table of Contents	05/20/2009
2	2	System Block Diagram	08/19/2009
3	3	Power Block Diagram	08/19/2009
4	4	BOM Configuration	07/20/2009
5	5	Revision History	07/20/2009
6	7	FUNC TEST	07/20/2009
7	8	Power Aliases	07/22/2009
8	9	SIGNAL ALIAS	07/20/2009
9	10	CPU FSB	08/27/2009
10	11	CPU Power & Ground	07/20/2009
11	12	CPU Decoupling	11/23/2009
12	13	eXtended Debug Port (mini-XDP)	07/28/2009
13	14	MCP CPU Interface	11/05/2009
14	15	MCP Memory Interface	08/06/2009
15	16	MCP PCIe Interfaces	11/05/2009
16	17	MCP Graphics	11/05/2009
17	18	MCP SATA, USB & Ethernet	11/23/2009
18	19	MCP HDA, LPC & MISC	11/23/2009
19	20	MCP Power & Ground	08/06/2009
20	23	MCP89 Memory Rail Gating	11/23/2009
21	24	MCP89 GFX Core Rail Gating	11/23/2009
22	25	MCP Standard Decoupling	08/15/2009
23	26	MCP Graphics Support	08/06/2009
24	28	SB Misc	07/28/2009
25	29	DDR3 SO-DIMM Connector A	07/28/2009
26	31	DDR3 SO-DIMM Connector B	07/28/2009
27	32	DDR3 BYTE/BIT SWAPS-K6	06/19/2009
28	33	FSB/DDR3 Vref Margining	09/29/2009
29	34	RIGHT CLUTCH CONNECTOR	07/28/2009
30	35	SecureDigital Card Reader	09/30/2009
31	39	Ethernet PHY (Caesar II/IV)	08/20/2009
32	40	Ethernet Connector	07/28/2009
33	41	FireWire LLC/PHY (FW643E)	07/20/2009
34	42	FireWire Port & PHY Power	12/15/2009
35	43	FireWire Connector	07/28/2009
36	45	SATA Connectors	08/06/2009
37	46	External USB Connectors	08/27/2009
38	48	Internal USB Support	08/27/2009
39	49	SMC	09/02/2009
40	50	SMC Support	09/02/2009
41	51	LPC+SPI Debug Connector	08/27/2009
42	52	K6 SMBUS CONNECTIONS	08/21/2009
43	53	Voltage Sensing	08/27/2009
44	54	Current Sensing	09/30/2009
45	55	Thermal Sensors	08/27/2009


Page	Contents	Sync	Date
46	Fan	K24_MLB	07/20/2009
47	WELLSPRING 1	T27_MLB	08/15/2009
48	WELLSPRING 2	T27_MLB	08/03/2009
49	Sudden Motion Sensor (SMS)	T27_MLB	07/20/2009
50	SPI ROM	T27_MLB	10/21/2009
51	AUDIO: CODEC/REGULATOR	AUDIO	08/31/2009
52	AUDIO: LINE INPUT FILTER	AUDIO	07/17/2009
53	AUDIO: HEADPHONE FILTER	AUDIO	07/17/2009
54	AUDIO: SPEAKER AMP	AUDIO	07/17/2009
55	AUDIO: JACK	AUDIO	08/25/2009
56	AUDIO: JACK TRANSLATORS	AUDIO	08/27/2009
57	DC-In & Battery Connectors	K24_MLB	07/20/2009
58	PBus Supply & Battery Charger	T27_MLB	07/29/2009
59	5V/3.3V SUPPLY	K24_MLB	07/20/2009
60	1.5V/1.35V LVDDR3 Supply	T27_MLB	08/06/2009
61	IMVP6 CPU VCore Regulator	K24_MLB	07/20/2009
62	MCP VCore Regulator	T27_MLB	08/18/2009
63	CPU VTT(1.05V) SUPPLY	K24_MLB	07/20/2009
64	Misc Power Supplies	T27_MLB	09/30/2009
65	Power Sequencing	T27_MLB	11/24/2009
66	Power FETs	T27_MLB	08/27/2009
67	LVDS CONNECTOR	K24_MLB	07/20/2009
68	DISPLAYPORT SUPPORT	K69_MLB	08/12/2009
69	DisplayPort Connector	K24_MLB	07/20/2009
70	LCD Backlight Driver	K69_MLB	08/27/2009
71	LCD Backlight Support	T27_MLB	07/28/2009
72	CPU/FSB Constraints	T27_MLB	08/03/2009
73	Memory Constraints	T27_MLB	08/03/2009
74	MCP Constraints 1	T27_MLB	08/03/2009
75	MCP Constraints 2	T27_MLB	08/27/2009
76	Ethernet Constraints	T27_MLB	11/23/2009
77	FireWire Constraints	T27_MLB	07/20/2009
78	SMC Constraints	T27_MLB	07/28/2009
79	K6/K69 Specific Constraints	T27_MLB	09/08/2009
80	K6/K69 PCB Rule Definitions	T27_MLB	08/06/2009

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8563	1	SCHEM,MLB_LDO,K6	SCH	CRITICAL	
820-2879	1	PCBP,MLB_LDO,K6	PCB	CRITICAL	

DRAWING LAST_MODIFIED=Thu Mar 18 17:53:39 2010
TITLE=MLB
ABBREV=DRAWING

DRAWING TITLE		SCHEM, MLB_LDO, K6	
 Apple Inc.	DRAWING NUMBER		051-8563
	SIZE		D
	REVISION		
			A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		1 OF 109	
		SHEET	
		1 OF 80	



K6 POWER SYSTEM ARCHITECTURE



8		7		6		
BOM Variants						
BOM NUMBER	BOM NAME			BOM OPTIONS		
639-1120	PCBA,MLB_LDO,BETTER,K6			K6_COMMON,CPU:2.4GHZ,MCP89M:A02,EEEE:DD24		
639-1119	PCBA,MLB_LDO,BEST,K6			K6_COMMON,CPU:2.66GHZ,MCP89M:A02,EEEE:DD23		
085-1634	K6 MLB_LDO DEVELOPMENT BOM			K6_DEVEL:PVT		

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DD23]	CRITICAL	EEEE:DD23
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DD24]	CRITICAL	EEEE:DD24

BOM Groups	
BOM_GROUP	BOM_OPTIONS
K6_COMMON	COMMON,ALTERNATE,K6_MISC,K6_DEBUG:PROD,KB_BL,K6_PROGPARTS,RDRV:NO,SPI:25MHZ,CPU_CAP:15
K6_MISC	DP_ESD,MIKEY,BCM5764M,GL137,ENET_ESD,VFRQ:SLPS3,LVDNR3:YES,MCPPLL_R:REQ,S0PGOOD_BJT,BOOST_VOL:LOW,HDA:1.5V
K6_PROGPARTS	BOOTROM:UNLOCKED,SMC:PROG,IR:PROG,WELLSPRING:PROG
K6_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,LPCPLUS,VREFMRGN:YES,EFI_DEBUG,S0PGOOD_ISL,RDRV:IN_DEVEL
K6_DEVEL:PVT	LPCPLUS,XDP_CONN
K6_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG:YES,XDP
K6_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
K6_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO,LPCPLUS,MCPHVD:P2V5,LDO:FIXED,HTOL_SENSE:YES

Module Parts						
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
337S3769	1	PDC,SLQVT,FREQ,2.26,25W,1066,R0,3M,BGA,P7550	U1000	CRITICAL	CPU:2.26GHZ	
337S3680	1	PDC,LADE,FREQ,2.40,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.4GHZ	
337S3756	1	PDC,SLQFQ,FREQ,2.53,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.53GHZ	
337S3761	1	PDC,SLQHL,FREQ,2.66,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.66GHZ	
337S3797	1	IC,MCP89M-A01,31X31MM,BGA1168	U1400	CRITICAL	MCP89M:A01	
337S3866	1	IC,MCP89M-A01,31X31MM,BGA1168	U1400	CRITICAL	MCP89M:A02	
341S2731	1	IC,1MBIT,SPI FLASH,K17/18	U3990	CRITICAL	BCM5764M	
343S0493	1	IC,ASIC,BCM5764M,ENET CONTROLLER, 8x8, 64QFN	U3900	CRITICAL	BCM5764M	
338S0753	1	IC,FW643-E2,1394b PHY/ONCI LINK/PCI-E,12	U4100	CRITICAL		
353S2896	1	IC,LP8545,LED BKLT CTRLR,LLP24	U9701	CRITICAL		

Programmable Parts						
338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC:BLANK	
341T0240	1	SMC EXTERNAL,K6	U4900	CRITICAL	SMC:PROG	
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM:BLANK	
341T0238	1	EFI UNLOCKED,K6/K69	U6100	CRITICAL	BOOTROM:UNLOCKED	
341S2589	1	IC,EFI,LOCKED,K6	U6100	CRITICAL	BOOTROM:LOCKED	
338S0633	1	IC,CYPRS,CY7C63803-LQXC,4X4MM,USB,24-QFN	U4800	CRITICAL	IR:BLANK	
341S2384	1	IC,ENCORE II,CY7C63803-LQXC	U4800	CRITICAL	IR:PROG	
337S2983	1	IC,PSOC+ W/ USB,56 PIN,MFP,CY8C24794	U5701	CRITICAL	WELLSPRING:BLANK	
341S2616	1	IC,TP PSOC,K17,K18	U5701	CRITICAL	WELLSPRING:PROG	


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0693	152S0778		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VIENAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7550 CPU AS ALTERNATE
152S1135	152S0586		ALL	TOKO AS ALTERNATE
516-0213	516-0201		ALL	MOLEX AS ALTERNATE
516S0790	516S0706		ALL	MOLEX AS ALTERNATE
376S0699	376S0360		ALL	SSMSP15PF AS ALTERNATE

DEVELOPMENT BOM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1634	1	K6 MLB_LDO DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

K6 BOARD STACK-UP

The diagram illustrates the stack-up of a K6 board, showing 12 layers. The layers are numbered 1 through 12, with 'Top' at the top and 'BOTTOM' at the bottom. The stack-up is as follows:

Layer	Signal
1	SIGNAL
2	GROUND
3	SIGNAL (High Speed)
4	SIGNAL (High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL (High Speed)
10	SIGNAL (High Speed)
11	GROUND
12	SIGNAL

SYNC MASTER=K24 MLB	
PAGE TITLE	
BOM Configuration	
	DRAWING NUMBER
	051-8563
Apple Inc.	SIZE
	D
	REVISION
	A.13.0
NOTICE OF PROPRIETARY PROPERTY:	
BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
PAGE	
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
2 NOT TO REPRODUCE OR COPY IT	
3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
SHEET	
4 ALL RIGHTS RESERVED	
4 OF 80	

Revision History

D

D

C

C


B

B

A

A

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

SYNC MASTER-K24 MLB			
PAGE TITLE			
Revision History			
	Apple Inc.	DRAWING NUMBER	051-8563
		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 5 OF 109	
I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 5 OF 80	

Functional Test Points

Fan Connectors

PP5V_S0	TRUE	PP5V_S0	(NEED 2 TP)
FAN_RT_PWM	TRUE	FAN_RT_PWM	46
FAN_RT_TACH	TRUE	FAN_RT_TACH	46
(NEED TO ADD 3 GND TP)			

MIC_FUNC_TEST

BI_MIC_LO	TRUE	BI_MIC_LO	55 56
BI_MIC_HI	TRUE	BI_MIC_HI	55 56
BI_MIC_SHIELD	TRUE	BI_MIC_SHIELD	55 56

SPEAKER_FUNC_TEST

SPKRAMP_L_N_OUT	TRUE	SPKRAMP_L_N_OUT	54 55
SPKRAMP_L_P_OUT	TRUE	SPKRAMP_L_P_OUT	54 55
SPKRAMP_R_N_OUT	TRUE	SPKRAMP_R_N_OUT	54 55
SPKRAMP_R_P_OUT	TRUE	SPKRAMP_R_P_OUT	54 55
SPKRAMP_SUB_N_OUT	TRUE	SPKRAMP_SUB_N_OUT	54 55
SPKRAMP_SUB_P_OUT	TRUE	SPKRAMP_SUB_P_OUT	54 55

LVDS_FUNC_TEST

PP3V3_LCDVDD_SW_F	TRUE	PP3V3_LCDVDD_SW_F	6 67
PP3V3_S0_LCD_F	TRUE	PP3V3_S0_LCD_F	6 67
PPVOUT_SW_LCDBKLT	TRUE	PPVOUT_SW_LCDBKLT	67 70
BKL_VSYNC	TRUE	BKL_VSYNC	67 70
LVDS_DDC_CLK	TRUE	LVDS_DDC_CLK	8 67
LVDS_DDC_DATA	TRUE	LVDS_DDC_DATA	8 67
LVDS_IG_A_DATA_N<0>	TRUE	LVDS_IG_A_DATA_N<0>	8 67 74
LVDS_IG_A_DATA_P<0>	TRUE	LVDS_IG_A_DATA_P<0>	8 67 74
LVDS_IG_A_DATA_N<1>	TRUE	LVDS_IG_A_DATA_N<1>	8 67 74
LVDS_IG_A_DATA_P<1>	TRUE	LVDS_IG_A_DATA_P<1>	8 67 74
LVDS_IG_A_DATA_N<2>	TRUE	LVDS_IG_A_DATA_N<2>	8 67 74
LVDS_IG_A_DATA_P<2>	TRUE	LVDS_IG_A_DATA_P<2>	8 67 74
LVDS_CONN_A_CLK_F_N	TRUE	LVDS_CONN_A_CLK_F_N	67 79
LVDS_CONN_A_CLK_F_P	TRUE	LVDS_CONN_A_CLK_F_P	67 79
LED_RETURN_1	TRUE	LED_RETURN_1	67 70
BKL_ISEN2	TRUE	BKL_ISEN2	70
BKL_ISEN3	TRUE	BKL_ISEN3	70
LED_RETURN_4	TRUE	LED_RETURN_4	67 70
LED_RETURN_5	TRUE	LED_RETURN_5	67 70
LED_RETURN_6	TRUE	LED_RETURN_6	67 70
(NEED TO ADD 5 GND TP)			

SATA_ODD_CONN

PP5V_SW_ODD	TRUE	PP5V_SW_ODD	(NEED 4 TP)
SMC_ODD_DETECT	TRUE	SMC_ODD_DETECT	36 39
SATA_ODD_D2R_UF_P	TRUE	SATA_ODD_D2R_UF_P	36 79
SATA_ODD_D2R_UF_N	TRUE	SATA_ODD_D2R_UF_N	36 79
SATA_ODD_R2D_P	TRUE	SATA_ODD_R2D_P	36 74
SATA_ODD_R2D_N	TRUE	SATA_ODD_R2D_N	36 74
(NEED TO ADD 4 GND TP)			

SATA_HDD/IR/SIL

PP5V_S0_HDD_FLT	TRUE	PP5V_S0_HDD_FLT	(NEED 3 TP)
SATA_HDD_R2D_P	TRUE	SATA_HDD_R2D_P	36 74
SATA_HDD_R2D_N	TRUE	SATA_HDD_R2D_N	36 74
SATA_HDD_D2R_C_P	TRUE	SATA_HDD_D2R_C_P	36 74
SATA_HDD_D2R_C_N	TRUE	SATA_HDD_D2R_C_N	36 74
SYS_LED_ANODE_R	TRUE	SYS_LED_ANODE_R	36
IR_RX_OUT	TRUE	IR_RX_OUT	36 38
PP5V_S3_IR_R	TRUE	PP5V_S3_IR_R	36
(NEED TO ADD 5 GND TP)			

BATT_POWER_CONN

SMBUS_SMC_BSA_SCL	TRUE	SMBUS_SMC_BSA_SCL	6 42 78
SMBUS_SMC_BSA_SDA	TRUE	SMBUS_SMC_BSA_SDA	6 42 78
SYS_DETECT_L	TRUE	SYS_DETECT_L	57
PPVBAT_G3H_CONN	TRUE	PPVBAT_G3H_CONN	57 58
(NEED 3 TP)			
(NEED TO ADD 4 GND TP)			

BIL_CONN

PP3V42_G3H	TRUE	PP3V42_G3H	6 7
SMBUS_SMC_BSA_SCL	TRUE	SMBUS_SMC_BSA_SCL	6 42 78
SMBUS_SMC_BSA_SDA	TRUE	SMBUS_SMC_BSA_SDA	6 42 78
SMC_BIL_BUTTON_L	TRUE	SMC_BIL_BUTTON_L	39 40 57
SMC_LID_R	TRUE	SMC_LID_R	57
(NEED TO ADD 4 GND TP)			

RIGHT_CLUTCH_CONN

PP5V_S3_BT_CAMERA_F	TRUE	PP5V_S3_BT_CAMERA_F	29
PCIE_AP_D2R_P	TRUE	PCIE_AP_D2R_P	15 29 74
PCIE_AP_D2R_N	TRUE	PCIE_AP_D2R_N	15 29 74
PCIE_AP_R2D_P	TRUE	PCIE_AP_R2D_P	29 74
PCIE_AP_R2D_N	TRUE	PCIE_AP_R2D_N	29 74
PCIE_CLK100M_AP_CONN_P	TRUE	PCIE_CLK100M_AP_CONN_P	29 79
PCIE_CLK100M_AP_CONN_N	TRUE	PCIE_CLK100M_AP_CONN_N	29 79
USB_CAMERA_CONN_P	TRUE	USB_CAMERA_CONN_P	29 79
USB_CAMERA_CONN_N	TRUE	USB_CAMERA_CONN_N	29 79
PP5V_WLAN	TRUE	PP5V_WLAN	6 29
PCIE_WAKE_L	TRUE	PCIE_WAKE_L	15 24 29
SMBUS_SMC_A_S3_SCL	TRUE	SMBUS_SMC_A_S3_SCL	6 42 78
SMBUS_SMC_A_S3_SDA	TRUE	SMBUS_SMC_A_S3_SDA	6 42 78
USB_BT_CONN_P	TRUE	USB_BT_CONN_P	29 79
USB_BT_CONN_N	TRUE	USB_BT_CONN_N	29 79
AP_CLKREQ_O_L	TRUE	AP_CLKREQ_O_L	29
AP_RESET_CONN_L	TRUE	AP_RESET_CONN_L	29
(NEED TO ADD 6 GND TP)			

IPD_FLEX_CONN

PP3V3_S3	TRUE	PP3V3_S3	6 7
PP18V5_S3	TRUE	PP18V5_S3	6 48
Z2_CS_L	TRUE	Z2_CS_L	47 48
Z2_DEBUG3	TRUE	Z2_DEBUG3	47 48
Z2_MOSI	TRUE	Z2_MOSI	47 48
Z2_MISO	TRUE	Z2_MISO	47 48
Z2_SCLK	TRUE	Z2_SCLK	47 48
Z2_BOOST_EN	TRUE	Z2_BOOST_EN	48
Z2_HOST_INTN	TRUE	Z2_HOST_INTN	47 48
Z2_CLKIN	TRUE	Z2_CLKIN	47 48
Z2_KEY_ACT_L	TRUE	Z2_KEY_ACT_L	47 48
Z2_RESET	TRUE	Z2_RESET	47 48
PSOC_MISO	TRUE	PSOC_MISO	47 48
PSOC_MOSI	TRUE	PSOC_MOSI	47 48
PSOC_SCLK	TRUE	PSOC_SCLK	47 48
SMBUS_SMC_A_S3_SDA	TRUE	SMBUS_SMC_A_S3_SDA	6 42 78
SMBUS_SMC_A_S3_SCL	TRUE	SMBUS_SMC_A_S3_SCL	6 42 78
PSOC_F_CS_L	TRUE	PSOC_F_CS_L	47 48
PICKB_L	TRUE	PICKB_L	47 48
(NEED TO ADD 2 GND TP)			

KEYBOARD_CONN

PP3V3_S3	TRUE	PP3V3_S3	6 7
PP3V42_G3H	TRUE	PP3V42_G3H	6 7
WS_KBD1	TRUE	WS_KBD1	47
WS_KBD2	TRUE	WS_KBD2	47
WS_KBD3	TRUE	WS_KBD3	47
WS_KBD4	TRUE	WS_KBD4	47
WS_KBD5	TRUE	WS_KBD5	47
WS_KBD6	TRUE	WS_KBD6	47
WS_KBD7	TRUE	WS_KBD7	47
WS_KBD8	TRUE	WS_KBD8	47
WS_KBD9	TRUE	WS_KBD9	47
WS_KBD10	TRUE	WS_KBD10	47
WS_KBD11	TRUE	WS_KBD11	47
WS_KBD12	TRUE	WS_KBD12	47
WS_KBD13	TRUE	WS_KBD13	47
WS_KBD14	TRUE	WS_KBD14	47
WS_KBD15_CAP	TRUE	WS_KBD15_CAP	47
WS_KBD16_NUM	TRUE	WS_KBD16_NUM	47
WS_KBD17	TRUE	WS_KBD17	47
WS_KBD18	TRUE	WS_KBD18	47
WS_KBD19	TRUE	WS_KBD19	47
WS_KBD20	TRUE	WS_KBD20	47
WS_KBD21	TRUE	WS_KBD21	47
WS_KBD22	TRUE	WS_KBD22	47
WS_KBD23	TRUE	WS_KBD23	47
WS_KBD_ONOFF_L	TRUE	WS_KBD_ONOFF_L	47
WS_LEFT_SHIFT_KBD	TRUE	WS_LEFT_SHIFT_KBD	47
WS_LEFT_OPTION_KBD	TRUE	WS_LEFT_OPTION_KBD	47
WS_CONTROL_KBD	TRUE	WS_CONTROL_KBD	47
(NEED TO ADD 2 GND TP)			

KBD_BACKLIGHT_CONN

KBDLED_ANODE	TRUE	KBDLED_ANODE	48
SMC_KBDLED_PRESENT_L	TRUE	SMC_KBDLED_PRESENT_L	48
(NEED TO ADD 1 GND TP)			

T57_CONN

PP5V_S3	TRUE	PP5V_S3	6 7
PP3V3_S3	TRUE	PP3V3_S3	6 7
T57_PWR_EN	TRUE	T57_PWR_EN	18
T57_RESET	TRUE	T57_RESET	18
USB_T57_N	TRUE	USB_T57_N	38 75
USB_T57_P	TRUE	USB_T57_P	38 75
(NEED TO ADD 5 GND TP)			

DEBUG_VOLTAGE

PPVCORE_S0_CPU	TRUE	PPVCORE_S0_CPU	7 43
PPVCORE_S0_MCP	TRUE	PPVCORE_S0_MCP	7 43
PP1V2_ENET	TRUE	PP1V2_ENET	7
PP1V05_S0	TRUE	PP1V05_S0	7 65
PP1V5_S0	TRUE	PP1V5_S0	7 65 79
PP1V8_S0	TRUE	PP1V8_S0	7
PP3V3_S0	TRUE	PP3V3_S0	7 65 79
PP5V_S0	TRUE	PP5V_S0	6 7 65
PP3V3_S3	TRUE	PP3V3_S3	6 7
PP5V_S3	TRUE	PP5V_S3	6 7
PP0V9_S5	TRUE	PP0V9_S5	7
PP3V3_S5	TRUE	PP3V3_S5	7 65 79
PP3V42_G3H	TRUE	PP3V42_G3H	6 7
PPBUS_G3H	TRUE	PPBUS_G3H	7 43
PP3V3_ENET	TRUE	PP3V3_ENET	7
PP5V_WLAN	TRUE	PP5V_WLAN	6 29
PP5V_SW_ODD	TRUE	PP5V_SW_ODD	6 8
PP5V_S0_HDD_FLT	TRUE	PP5V_S0_HDD_FLT	6 36
PP18V5_S3	TRUE	PP18V5_S3	6 48
PP3V3_S0_LCD_F	TRUE	PP3V3_S0_LCD_F	6 67
PP3V3_LCDVDD_SW_F	TRUE	PP3V3_LCDVDD_SW_F	6 67
PP4V5_AUDIO_ANALOG	TRUE	PP4V5_AUDIO_ANALOG	51
PP1V5R1V35_S3	TRUE	PP1V5R1V35_S3	7 79
SMC_PM_G2_EN	TRUE	SMC_PM_G2_EN	39 65
PM_SLP_S4_L	TRUE	PM_SLP_S4_L	18 39 40 65
PM_SLP_S3_L	TRUE	PM_SLP_S3_L	18 39 65 69
(NEED TO ADD 6 GND TP)			

SPI_DEBUG_CONN


PP3V42_G3H	TRUE	PP3V42_G3H	6 7
SPI_CS0_L	TRUE	SPI_CS0_L	41 75
SPI_CLK	TRUE	SPI_CLK	41 75
SPI_MOSI	TRUE	SPI_MOSI	41 75
SPI_MISO	TRUE	SPI_MISO	18 41 75
SPIROM_USE_MLB	TRUE	SPIROM_USE_MLB	18 41 50


DC_POWER_CONN


PP18V5_DCIN_FUSE	TRUE	PP18V5_DCIN_FUSE	67
ADAPTER_SENSE	TRUE	ADAPTER_SENSE	67
(NEED TO ADD 4 GND TP)			

FSB_SIGNALS_WITH_NOTEST

NO_TEST=TRUE	FSB_A_L<35..3>	9 13 72
NO_TEST=TRUE	FSB_ADS_L	9 13 72
NO_TEST=TRUE	FSB_ADSTB_L<1..0>	9 13 72
NO_TEST=TRUE	FSB_D_L<63..0>	9 13 72
NO_TEST=TRUE	FSB_DINV_L<3..0>	9 13 72
NO_TEST=TRUE	FSB_DSTB_L_N<3..0>	9 13 72
NO_TEST=TRUE	FSB_DSTB_L_P<3..0>	9 13 72
NO_TEST=TRUE	FSB_HIT_L	9 13 72
NO_TEST=TRUE	FSB_HITM_L	9 13 72
NO_TEST=TRUE	FSB_LOCK_L	9 13 72
NO_TEST=TRUE	FSB_REQ_L<4..0>	9 13 72

SYNC MASTER=X24_MLB			
PAGE TITLE			
FUNC TEST			
 Apple Inc.	DRAWING NUMBER	051-8563	SIZE D
	REVISION	A.13.0	
	BRANCH		
	PAGE	7 OF 109	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET 6 OF 80			





PCI-E ALIASES			
UNUSED GPU LANES			
15	=PEG D2R N<3:0>	==	NC PEG D2R N<3:0>
15	=PEG D2R P<3:0>	==	NC PEG D2R P<3:0>
15	=PEG R2D C N<3:0>	==	NC PEG R2D C N<3:0>
15	=PEG R2D C P<3:0>	==	NC PEG R2D C P<3:0>
74 15	PEG CLK100M P	==	TP PEG CLK100M P
74 15	PEG CLK100M N	==	TP PEG CLK100M N
15	PEG CLKREO L	==	TP PEG CLKREO L

USB ALIASES			
UNUSED USB PORTS			
75 17	USB EXTC P	==	TP USB EXTCP
75 17	USB EXTC N	==	TP USB EXTCN
75 17	USB EXTD P	==	TP USB EXTDP
75 17	USB EXTD N	==	TP USB EXTDN
75 17	USB WM P	==	TP USB WMP
75 17	USB WM N	==	TP USB WMN
75 17	USB MINI P	==	TP USB MINIP
75 17	USB MINI N	==	TP USB MININ

DACS ALIASES			
UNUSED CRT & TV-OUT INTERFACE			
74	MCP TV DAC RSET	==	NC MCP TV DAC RSET
74	MCP TV DAC VREF	==	NC MCP TV DAC VREF
	MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN
	MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT
74	CRT IG R C PR	==	NC CRT IG R C PR
74	CRT IG G Y Y	==	NC CRT IG G Y Y
74	CRT IG B COMP PB	==	NC CRT IG B COMP PB
74	CRT IG HSYNC	==	NC CRT IG HSYNC
74	CRT IG VSYNC	==	NC CRT IG VSYNC

CPU ALIASES			
72 9	CPU BSEL<0:2>	==	=MCP BSEL<0:2>
13	CPU PECT MCP	==	TP CPU PECT MCP

0	0	0	266
0	0	1	133
0	1	0	200
0	1	1	(166)
1	0	0	333
1	0	1	100
1	1	0	(400)
1	1	1	(RSVD)

MCP89 ALIASES			
16	TP MCP RGB RED	==	NC MCP RGB RED
16	TP MCP RGB GREEN	==	NC MCP RGB GREEN
16	TP MCP RGB BLUE	==	NC MCP RGB BLUE
16	TP MCP RGB HSYNC	==	NC MCP RGB HSYNC
16	TP MCP RGB VSYNC	==	NC MCP RGB VSYNC
16	TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET
16	TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF

5V ODD ALIASES			
6	PP5V SW ODD	==	=PP5V SW ODD
		==	=PP5V SW ODD FET

BACKLIGHT CONTROLLER ALIASES			
71 70	PPBUS SW LCDBKLT PWR	==	PPBUS SW BKL

DISPLAY PORT ALIASES			
16	DP IG ML0 P<0..3>	==	DP IG ML P<0..3>
16	DP IG ML0 N<0..3>	==	DP IG ML N<0..3>
16	DP IG HPD0	==	DP EXT ML P<0..3>
16	DP IG AUX CH0 P	==	DP IG AUX CH P
16	DP IG AUX CH0 N	==	DP IG AUX CH N
66	DP AUX CH C N	==	DP EXT AUX CH C N
66	DP AUX CH C P	==	DP EXT AUX CH C P
66	DP CA DET	==	DP EXT CA DET
16	DP IG ML1 P<0..3>	==	TP DP IG ML1P<0..3>
16	DP IG ML1 N<0..3>	==	TP DP IG ML1N<0..3>
16	DP IG AUX CH1 P	==	TP DP IG AUX CH1P
16	DP IG AUX CH1 N	==	TP DP IG AUX CH1N


16	DP IG HPD1	==	TP DP IG HPD1
----	------------	----	---------------

CHARGER SIGNAL			
58	CHGR ACOK	==	SMC BC ACOK

MCPCOREISNS SIGNAL			
62	MCPCORES0 VO	==	MCPCOREISNS N
62	MCPCORES0 ISP R	==	MCPCOREISNS P

7	=PP1V5 S0 AUDIO R	==	PP3V3R1V5 S0 AUDIO
7	=PP3V3 S0 AUDIO R	==	PP3V3R1V5 S0 AUDIO
7	=PP1V5 S0 MCP HDA R	==	PP3V3R1V5 S0 MCP HDA
7	=PP3V3 S0 MCP HDA R	==	PP3V3R1V5 S0 MCP HDA

PAGE TITLE			
SIGNAL ALIAS			
Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	9 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	8 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B


A


D

C

B

A



SYNC MASTER=T27 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
CPU Power & Ground			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	11 OF 109
		SHEET	10 OF 80

D

C

B

A



C

B




○

7



4

1

SYNC MASTER=T27 MLB		SYNC DATE=11/23/2009	
PAGE TITLE			
CPU Decoupling			
		DRAWING NUMBER	051-8563
Apple Inc.		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	12 OF 109
		SHEET	11 OF 80

D

D

C


C





A

B


A








Internal MAC Disable:
Connect RGMII_RXD<0:3> together to 10K pull-down.
Connect RGMII_RXCLK to 10K pull-down.
Connect RGMII_RXCTL to 10K pull-down.
Connect RGMII_INTR to 10K pull-down (if not used as GPIO).
+3.3V_PLL_MAC_DUAL must remain connected to 3.3V RMGT rail.
RGMII_COMP_VDD/_GND must remain connected as shown.
Connect RGMII_VREF to 10K pull-down.
Connect RGMII_MDIO to 10K pull-down.
All other pins can be left TP or NC.


SYNC MASTER=T27 MLB		SYNC DATE=11/23/2009	
PAGE TITLE			
MCP SATA, USB & Ethernet			
 Apple Inc.	DRAWING NUMBER	051-8563	SIZE
	REVISION	A.13.0	D
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		18 OF 109	
SHEET		17 OF 80	




NOTE: MCP89 A01 has strong (~10K) pull-downs on these pins.

HDA Output Caps


For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Platform-Specific Connections



NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal.

NOTE: MCP89 A01 has strong (~10K) pull-downs on these pins.

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

BIOS Boot Select

I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 Mhz use FAST_READ command. Straps not provided on this page.

MCP_SPKR:
0 = USER mode (Normal boot mode)
1 = SAFE mode (For ROMSIP recovery)
Connects to SMC for automatic recovery.

SYNC MASTER=T27 MLB

SYNC DATE=11/23/2009

MCP HDA, LPC & MISC

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8563


REVISION
A.13.0


BRANCH


PAGE
19 OF 109


SHEET
18 OF 80

SIZE
D












Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.


SYNC MASTER=T27_MLB		SYNC DATE=08/06/2009	
PAGE TITLE			
MCP Graphics Support		Drawing Number	
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 109
		SHEET	23 OF 80




RTC Crystal




MCP 25MHz Crystal




Caesar II (ENET) 25MHz Crystal



Ethernet WAKE# Isolation




MCP S0 PWRGD & CPU_VLD






Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



System Reset Circuit



PAGE TITLE		PAGE NUMBER	
SB Misc		051-8563	
Apple Inc.		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		28 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		24 OF 80	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PPLVDDR_S3_MEM_A
- =PPDDRVTT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

DDR3 Plane Stitching Caps (Space evenly across plane split)



SYNC MASTER=T27_MLB		SYNC DATE=07/28/2005	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
DRAWING NUMBER		051-8563	SIZE
REVISION		A.13.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		29 OF 109	
SHEET		25 OF 80	

Power aliases required by this page:


- =PPLVDDR_S3_MEM_B
- =PPDDRVTTC_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:

(NONE)



SYNC MASTER=T27 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
 Apple Inc.		DRAWING NUMBER 051-8563	STANDARD D
		REVISION A.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE 31 OF 109	
		SHEET 26 OF 80	

D

C

B

A


D

C

B

A

NOTE: Must not enable more than two SO-DIMM margining buffers at once or Vref source may be overloaded.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3321,R3323	CRITICAL	VREFMRGN:NO
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3331,R3333	CRITICAL	VREFMRGN:NO

Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF


Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA


BOM options provided by this page:
VREFMRGN:YES - Stuffs VREF Margining Circuitry.
VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	7
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=T27 MLB

SYNC DATE=09/29/2009

PAGE TITLE		
FSB/DDR3 Vref Margining		
 Apple Inc.	DRAWING NUMBER	051-8563
	REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		33 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 80
IV ALL RIGHTS RESERVED		




5V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

SYNC MASTER=T27 MLB

SYNC DATE=07/28/2005

RIGHT CLUTCH CONNECTOR

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8563

REVISION
A.13.0


BRANCH

PAGE
34 OF 109


SHEET
29 OF 80


SIZE
D

Caesar IV Support




ADDED SERIES RESISTOR TO SD_CMD, MAX CURRENT NUMBER CHANGED TO 800MA

SYNC MASTER=T27 MLB		SYNC DATE=09/30/2009	
PAGE TITLE			
SecureDigital Card Reader			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



BCM57765 SR pins are internal 1.2V switching regulator.
If unused: Okay to float all 4 pins. (Broadcom not so sure now)
If used: VDD/VDDP connect to =PP3V3_ENET_PHY (add bypassing), LX connects to inductor, VFB to =PP1V2_ENET_PHY

CR_BUS_PWR is not for SD Card power,
just decoupling for BCM57765 CR I/Os.



BCM57765 All resistors above BOMOPTIONed BCM57765
SDCONN WP

BCM57765 supports both active-levels for WP.

BCM5764M Support

All parts below BOMOPTIONed BCM5764M


BCM5764M pin-function

- 60-ENERGY_DET
- 13-WAKE*
- 53-VMMAIN_PRSENT
- 59-SMB_CLK
- 58-SMB_DATA
- 54-VAUX_PRSENT
- 16-VDDIO
- 20-XTALVDDH
- 55-VDDC
- 17-VDDC
- 14-VDDC
- 06-VDDC
- 26-PCIE_VDDL

31	BCM57765 CR LED	R3980	0	1	2	5% 1/16W MF-LF 402	ENET ENERGY DET	17	31
31	BCM57765 SR VFB	R3981	0	1	2	5% 1/16W MF-LF 402	=ENET_WAKE_L (See note)	24	31
31	BCM57765 CR DATA<5>	R3982	1K	1	2	5% 1/16W MF-LF 402	=PP3V3 S0 ENETPHY	7	31
31	BCM57765 CE_L MS_INS_L	R3983	4.7K	1	2	5% 1/16W MF-LF 402	=PP3V3 ENET PHY	7	24 31
31	BCM57765 VMMAIN PRSNT	R3984	4.7K	1	2	5% 1/16W MF-LF 402			
31	BCM57765 CR DATA<6>	R3985	1K	1	2	5% 1/16W MF-LF 402			
31	BCM57765 SR LX	R3986	0	1	2	5% 1/16W MF-LF 402			
31	BCM57765 VDDO PIN20	R3987	0	1	2	5% 1/16W MF-LF 402	PP3V3 ENET PHY XTALVDDH	31	
31	BCM57765 CR DATA<7>	R3988	0	1	2	5% 1/16W MF-LF 402	=PP1V2 ENET PHY	7	31
31	BCM57765 XTALVDDH	R3989	0	1	2	5% 1/16W MF-LF 402			
31	BCM57765 SR VDD	R3990	0	1	2	5% 1/16W MF-LF 402			
31	BCM57765 SMB_CLK	R3999	0	1	2	5% 1/16W MF-LF 402			


SYNC MASTER=T27 MLB

PAGE TITLE



PHY Non-Volatile Memory

ROM contains MAC address, PCIe config
info as well as code for Bonjour proxy.
Required for proper PHY operation.
(Required ROM size TBD)




NOTE: Pull-down on S0 plus internal pull-ups on
other 3 SPI pins configures BCM57765 for the
Atmel AT45DB011D (1Mbit) ROM. If a different
ROM is used then the straps must change.
NOTE: BCM5764M requires SI pull-down instead of S0.

SYNC MASTER=T27 MLB		SYNC DATE=08/20/2009	
Ethernet PHY (Caesar II/IV)		DRAWING NUMBER	051-8563
Apple Inc.		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	39 OF 109
		SHEET	31 OF 80


Power aliases required by this page:
(NONE)


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



```
D4000.1: PLACE_NEAR=T4000.6:4 mm
D4000.5: PLACE_NEAR=T4000.1:4 mm
D4001.1: PLACE_NEAR=T4001.6:4 mm
D4001.5: PLACE_NEAR=T4001.1:4 mm
```

SYNC MASTER=T27 MLR		SYNC DATE=07/28/2008	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER 051-8563	SIZE D
		REVISION A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 40 OF 109	
		SHEET 32 OF 80	



Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (FW VP FET Input)
- =PPBUS_FW_FET (FW VP FET Output)
- =PP3V3_FW_P3V3FWFET (3.3V FET Input)
- =PP3V3_FW_FET (3.3V FET Output)
- =PP3V3_FW_FWPHY (PHY 3.3V Power)
- =PP3V3_S0_FWLATEVG
- =PP3V3_S0_FWPWRCTL
- =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
- =PP1V05_FW_P1V0FWFET (1.0V FET Input)
- =PP1V0_FW_FET_R (1.0V FET Output)
- =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW_CLKREQ_L
- =FW_PME_L


BOM options provided by this page:

(NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
Host can detect as load on TPBIAS signal.
Current source only active when FW_PWR_EN is low.



FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.




Dual-purpose output:

- 1) 5K Pull-down Detect when FW_PWR_EN is low.
- 2) FW643 WAKE# (PME#) when PHY is powered.

Pull-up provided on another page.

3.3V FW Switch




U4201 & U4202

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



TEXT NOTE FOR 3.3V RAIL CURRENT CHANGED TO EDP NUMBER.

PAGE TITLE		SYNC DATE=12/15/2009	
FireWire Port & PHY Power		DRAWING NUMBER	
Apple Inc.		051-8563	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.13.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		42 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		34 OF 80	

Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PPVP_FW_PHY_CPS_FET (From Port)
- =PPVP_FW_PHY_CPS (To PHY)
- =PP3V3_FW_FWPHY
- =PP3V3_S0_FWLATEVG

Signal aliases required by this page:

- =FW_PHY_DS0
- =FW_PHY_DS1
- =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)
1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
(All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
- Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY




"Snapback" & "Late VG" Protection




Cable Power

Note: Trace PPVP_FW_PORT1 must handle up to 5A



PORT 1
BILINGUAL

CRITICAL
J4310
1394B-M97
F-RT-TH



514S0605

AREF needs to be isolated from all local grounds per 1394b spec
When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)
BREF should be hard-connected to logic ground for speed signaling and connection

CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED

FireWire Connector

Apple Inc.

DRAWING NUMBER
051-8563

REVISION
A.13.0

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
43 OF 109

SHEET
35 OF 80


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

A



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

4 | 3




3	2	1
---	---	---


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0769	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8511

BOMOPTIONS:


- RDRV:8511 stuffs PS8511A & associated parts (STRAPS TBD!!!)
- RDRV:8515 stuffs PS8515A & associated parts
- RDRV:NO stuffs bypass path (neither IC or associated parts stuffed)



4




U4510 ADD NO STUFF IN PRODUCTION!!!!


SYNC MASTER-T27 MLB		SYNC DATE=08/06/2009	
PAGE TITLE			
SATA Connectors			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8563		D
	REVISION		
A.13.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE	
		45 OF 109	
		SHEET	
		36 OF 80	

J5401 PINOUTS ARE DIFFERENT FOR K6, DO NOT SYNC THIS PAGE FROM T27 DIRECTLY


Port Power Switch




USB/SMC Debug Mux





Left USB Port A




Left USB Port B



SYNC MASTER=T27_MLB		SYNC DATE=08/27/2009	
PAGE TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	46 OF 109
		SHEET	37 OF 80





D



B




4


2


C





A







SYNC MASTER=T27 MLB		SYNC DATE=08/27/2009	
PAGE TITLE LPC+SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER 051-8563	SIZE D
		REVISION A.13.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 51 OF 109	SHEET
		41 OF 80	







SYNC MASTER=T27 MLB		SYNC DATE=09/30/2009	
PAGE TITLE			
Current Sensing			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	54 OF 109
SHEET		44 OF 80	

D

C

B

A


D

C


B


A


CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor




SYNC MASTER=T27_MLB		SYNC DATE=08/27/2009	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
Fan			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	56 OF 109
		SHEET	46 OF 80

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



PLACE THESE COMPONENTS CLOSE TO J5800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB



```

THE TPAD BUTTONS WILL BE DISABLED
WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V


```


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A 800A	2.55 KOHM	0.0255 V 0.204 V	0.255E-6 W 16.32E-6 W
3V3 LDO	VDD	60mA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60mA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8mA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14mA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4mA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Pin	Signal	Pin	Signal
48	=PP3V3 S3 TPAD	32	NCX
47	=PP3V42 G3H TPAD	30	
		29	
46	WS_KBD1	28	
45	WS_KBD2	27	
44	WS_KBD3	26	
43	WS_KBD4	25	
42	WS_KBD5	24	
41	WS_KBD6	23	
40	WS_KBD7	22	
39	WS_KBD8	21	
38	WS_KBD9	20	
37	WS_KBD10	19	
36	WS_KBD11	18	
35	WS_KBD12	17	
34	WS_KBD13	16	
33	WS_KBD14	15	
32	WS_KBD15 CAP	14	
31	WS_KBD16 NUM	13	
30	WS_KBD17	12	
29	WS_KBD18	11	
28	WS_KBD19	10	
27	WS_KBD20	9	
26	WS_KBD21	8	
25	WS_KBD22	7	
24	WS_KBD23	6	
23	WS_KBD_ONOFF_L	5	
		4	
22	WS_LEFT_SHIFT_KBD	3	
21	WS_LEFT_OPTION_KBD	2	
20	WS_CONTROL_KBD	1	
		31	NCX

F=3CT-SM
 FF14-30A-R11B-B-3H
 J5713
 CRITICAL
 518S0637

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSOC power to isolate when PSOC is not powered.




SYNCH MASTER=T27 MLE		SYNCH DATE=08/15/2009	
PAGE TITLE			
WELLSPRING 1			
	Apple Inc.	DRAWING NUMBER	051-8563
		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 109	
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I ALL RIGHTS RESERVED		47 OF 80	


BOOSTER +18.5VDC FOR SENSORS

BOOSTER DESIGN CONSIDERATION:


- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED



IPD Flex Connector




Keyboard Backlight Driver & Detection





To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.


Keyboard Backlight Connector




K6 NOTES : C5850 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27


SYNC MASTER=T27_MLB		SYNC DATE=08/03/2009	
PAGE TITLE			
WELLSPRING 2			
	Apple Inc.	DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	A.13.0
		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	58 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=T27_MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
Sudden Motion Sensor (SMS)			
	DRAWING NUMBER		SIZE
	051-8563		D
Apple Inc.	REVISION		A.13.0
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		59 OF 109	
SHEET		49 OF 80	





MCP89 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1
NOTE: 42 & 62 MHz use FAST_READ command.		





SYNC MASTER=AUDIO		SYNC DATE=08/31/2005	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 109
		SHEET	51 OF 80

[illegible][illegible][illegible]













SYNC MASTER=AUDIO		SYNC DATE=08/25/2009	
PAGE TITLE			
AUDIO: JACK			
 Apple Inc.	DRAWING NUMBER	051-8563	SIZE D
	REVISION	A.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	67 OF 109
		SHEET	55 OF 80


CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_0 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_0 AND GPIO_1	0X09 (A)AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)




SYNC MASTER-AUDIO	SYNC DATE=08/27/2008	
PAGE 1411LE		
AUDIO: JACK TRANSLATORS		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-8563	D
	REVISION	
	A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		
BRANCH	PAGE	SHEET
	68 OF 109	56 OF 80



SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8563		D
	REVISION		
	A.13.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	69 OF 109
		SHEET	57 OF 80




K6 NOTES : L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT

SYNC MASTER=T27 MLB		SYNC DATE=07/29/2005	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.	DRAWING NUMBER	051-8563	SIZE D
	REVISION	A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		70 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		58 OF 80	
IV ALL RIGHTS RESERVED			


5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$




NOTE: DONT SYNC THIS PAGE FROM T27

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
5V/3.3V SUPPLY			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
		REVISION	A.13.0
		BRANCH	
		PAGE	72 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	59 OF 80

D
C
B
A

D
C
B
A




$V_{out} = 0.75V * (1 + R_a / R_{eq})$
 $SEL_1V5=0: R_{eq} = R_b$
 $SEL_1V5=1: R_{eq} = R_b || R_c$

Use LVDDR3 for 1.5V/1.35V support or LVDDR3_NOT for fixed 1.5V operation.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES,15K,1%,1/16W,MF-LF,0402	R7321		LVDDR3:NO

NOTE: DONT SYNC THIS PAGE FROM T27. C7330 AND C7331 IS CHANGED TO OSCON CAPS

SYNC MASTER=T27_MLB		SYNC DATE=08/06/2009	
PAGE TITLE			
1.5V/1.35V LVDDR3 Supply			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	73 OF 109
		SHEET	60 OF 80

D

C

B


A

D

C

B

A



K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=T27_MLB

SYNC DATE=08/18/2009

MCP VCore Regulator

Apple Inc.

051-8563

A.13.0


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


75 OF 109

62 OF 80


CPUVTT POWER SUPPLY



K6 NOTES : Q7620 CHANGED BACK TO K24 FETS DUE TO LAYOUT


SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
CPU VTT(1.05V) SUPPLY			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8563		D
	REVISION		A.13.0
BRANCH			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		76 OF 109	
SHEET		63 OF 80	

1.2V ENET Switcher




BCM57765 Internal Switcher Support


(This may be required to use BCM57765)



1.05V S0 MCP PLL LDO




1.5V S0 Regulator




BOMOPTIONS:

MCPPLL_R:LDO - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LDO - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LDO AND MCPPLL_LDO MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LDO CAN BE ACTIVE, MCPPLL_R:LDO MUST BE INACTIVE.


MCP 0.9V S5 (AUXC) Switcher



1.8V S0 Switcher



K6 NOTES : C7710 AND C7750 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27

SYNC MASTER=T27 MLB		SYNC DATE=09/30/2009	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	77 OF 109
		SHEET	64 OF 80

8

7

6

5


4

3

2

1

S5 Rail Enables & PGOOD




Power Control Signals


State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




S3 Rail Enables



ENET Rail Enables



S0 Rail Enables




VTT Rail Enable


VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).

==DDRVTT EN==


ISL6259 Frequency Select



S0 Rail PGOOD Circuitry



S0 Rail PGOOD (BJT Version)



PAGE TITLE		PAGE NUMBER	
Power Sequencing		051-8563	
Apple Inc.		REVISION	
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		78 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		65 OF 80	
IV ALL RIGHTS RESERVED			

8

7

6



5

4

3

2

1



3.3V S3 FET

CRITICAL
Q7910
FDC638P_G
SM

=PP3V3 S3 P3V3S3FET

R7912 10K
5%
1/16W
MP-LF
402

P3V3S3 EN L

Q7903
SSM3K15FV
SOD-VESM-HF

R7910 47K
1%
1/16W
MP-LF
402

P3V3S3 SS

C7911 0.033UF
10%
X5R
402


C7910 0.01UF
10%
16V
CERM
402


=PP3V3 S3 FET


Q7910	
MOSFET	FDC638P
Type	P-Channel
Rds(on)	65 mOhm @2.5V
ID(max)	2.0 A @85C
Loading	0.606 A (EDP)

65 =P3V3S3 EN


[illegible][illegible]




SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
LVDS CONNECTOR			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8563		D
	REVISION		
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		90 OF 109	
SHEET			
67 OF 80			



Port Power Switch



SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	94 OF 109
		SHEET	69 OF 80

D

C

B


A

D

C

B

A




FOR LP8543:
STUFF R9741
NO STUFF R9740, C9740, C9741, R9754

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG
371S0580	1	SCHOTTKY BARRIER DIODE RB160M-40	D9701		BOOST_VOL:LOW
138S0673	2	CAP, 50V, 1210, X5R, 10UF+/-10%	C9797,C9799	CRITICAL	

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K69 MLB		SYNC DATE=08/27/2009	
PAGE TITLE LCD Backlight Driver			
		DRAWING NUMBER 051-8563	SIZE D
		REVISION A.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 97 OF 109	SHEET 70 OF 80



87654321

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 135 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 270 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	6 9 13
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	6 9 13
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	6 9 13
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	6 9 13
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	6 9 13
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	6 9 13
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	6 9 13
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	6 9 13
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	6 9 13
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	6 9 13
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	6 9 13
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	6 9 13
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	6 9 13
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	6 9 13
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	6 9 13
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	6 9 13
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	6 9 13
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	6 9 13
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	6 9 13
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	6 9 13
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	6 9 13
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	6 9 13
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB_BREQ0_L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	6 9 13
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	6 9 13
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	6 9 13
FSB_CPURST_L	FSB_50S	FSB_1X	FSB_CPURST L	9 13 13
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	9 13
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	9 13
CPU_BSEL	CPU_50S	CPU_AGTL	CPU_BSEL<2..0>	9
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	9 13
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	9 13
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 13
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 13
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT L	9 13 40 61
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	9 12 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	9 13
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM_THERMTRIP_L	9 13 40
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB_CPUSLP L	9 13
CPU_FROM_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	9 13
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU_DPRSTP L	9 13 61
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	9 13
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	9 13
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	9 13
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	12 13
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	12 13
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	13
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	13
CPU_IERR_L	CPU_50S		CPU_IERR L	9
PM_DPRSLPVR	CPU_50S	CPU_AGTL	PM_DPRSLPVR	13 61
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	61
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	13
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	13
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	13
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	13
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	9 28
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	9
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	9
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	9 12
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	9 12
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	9 12
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	9 12
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_TRST L	9 12
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	9 12
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	9 12
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST L	12
	CPU_50S	CPU_8MIL	CPU VID<6..0>	10 61
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	10 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	10 61
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	

87654321

87654321

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 135 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 270 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	6 9 13
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	6 9 13
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	6 9 13
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	6 9 13
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	6 9 13
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	6 9 13
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	6 9 13
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	6 9 13
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	6 9 13
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	6 9 13
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	6 9 13
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	6 9 13
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	6 9 13
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	6 9 13
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	6 9 13
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	6 9 13
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	6 9 13
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	6 9 13
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	6 9 13
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	6 9 13
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	6 9 13
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	6 9 13
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB_BREQ0_L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	9 13
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	6 9 13
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	6 9 13
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	6 9 13
FSB_CPURST_L	FSB_50S	FSB_1X	FSB_CPURST L	9 13 13
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	9 13
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	9 13
CPU_BSEL	CPU_50S	CPU_AGTL	CPU_BSEL<2..0>	9
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	9 13
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	9 13
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 13
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 13
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT L	9 13 40 61
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	9 12 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	9 13
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	9 13
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM_THERMTRIP_L	9 13 40
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB_CPUSLP L	9 13
CPU_FROM_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	9 13
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU_DPRSTP L	9 13 61
CPU_ASYNC	CPU_			

PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	= 4x_DIELECTRIC	?
MCP_DAC_COMP	*	= 2x_DIELECTRIC	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.

NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.

DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.

DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.

Max trace length: LVDS 10 inches, DP 8.5 inches.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3x_DIELECTRIC	?
SATA_TERMPP	*	8 MIL	?


SATA intra-pair matching should be 1 ps.

Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	PCIE_90D	PCIE	PEG R2D P<15..0>
	PCIE_90D	PCIE	PEG R2D N<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>
	PCIE_90D	PCIE	PEG R2D C N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>
	PCIE_90D	PCIE	PEG D2R N<15..0>
	PCIE_90D	PCIE	PEG D2R C P<15..0>
	PCIE_90D	PCIE	PEG D2R C N<15..0>
	PCIE_90D	PCIE	PCIE AP R2D P
	PCIE_90D	PCIE	PCIE AP R2D N
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C P
	PCIE_90D	PCIE	PCIE AP R2D C N
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R P
	PCIE_90D	PCIE	PCIE AP D2R N
	PCIE_90D	PCIE	PCIE ENET R2D P
	PCIE_90D	PCIE	PCIE ENET R2D N
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C P
	PCIE_90D	PCIE	PCIE ENET R2D C N
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R P
	PCIE_90D	PCIE	PCIE ENET D2R N
	PCIE_90D	PCIE	PCIE ENET D2R C P
	PCIE_90D	PCIE	PCIE ENET D2R C N
	PCIE_90D	PCIE	PCIE FW R2D P
	PCIE_90D	PCIE	PCIE FW R2D N
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P
	PCIE_90D	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P
	PCIE_90D	PCIE	PCIE FW D2R N
	PCIE_90D	PCIE	PCIE FW D2R C P
	PCIE_90D	PCIE	PCIE FW D2R C N
MCP_PEO_REFCLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N
MCP_PE1_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N
MCP_PE2_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N
MCP_PE3_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP PEX0 TERMP
CRT_RED	CRT_50S	CRT	CRT IG R C PR
CRT_GREEN	CRT_50S	CRT	CRT IG G Y Y
CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	MCP TV DAC RSET
MCP_DAC_VREF		MCP_DAC_COMP	MCP TV DAC VREF
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC P
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC N
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD P<5..0>
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD N<5..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML P<3..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML N<3..0>
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH P
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH N
MCP_TMDS0_RSET	MCP_DV_COMP		MCP TMDS0 RSET
MCP_TMDS0_VPROBE			MCP TMDS0 VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>
MCP_IFPAB_RSET	MCP_DV_COMP		MCP IFPAB RSET
MCP_IFPAB_VPROBE			MCP IFPAB VPROBE
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P
	SATA_90D	SATA	SATA HDD R2D C N
	SATA_90D	SATA	SATA HDD R2D P
	SATA_90D	SATA	SATA HDD R2D N
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P
	SATA_90D	SATA	SATA HDD D2R N
	SATA_90D	SATA	SATA HDD D2R C P
	SATA_90D	SATA	SATA HDD D2R C N
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P
	SATA_90D	SATA	SATA ODD R2D C N
	SATA_90D	SATA	SATA ODD R2D P
	SATA_90D	SATA	SATA ODD R2D N
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P
	SATA_90D	SATA	SATA ODD D2R N
	SATA_90D	SATA	SATA ODD D2R C P
	SATA_90D	SATA	SATA ODD D2R C N
MCP_SATA_TERMP		SATA_TERMP	MCP SATA TERMP

SYNC MASTER=T27 MLB		SYNC DATE=08/03/2009	
PAGE TITLE			
MCP Constraints 1			
	Apple Inc.	DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	102 OF 109
		SHEET	74 OF 80

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	= 1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

		NET TYPE			
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING		
	LPC_AD	LPC_55S	LPC	LPC AD<3..0>	18 39 41
	LPC_FRAME_L	LPC_55S	LPC	LPC FRAME L	18 39 41
	LPC_RESET_L	LPC_55S	LPC	LPC RESET L	18 24
	MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	18 24
		CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	24 39
		CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	24 41
	USB_EXT_A	USB_90D	USB	USB EXT_A P	17 37
		USB_90D	USB	USB EXT_A N	17 37
		USB_90D	USB	USB EXT_A MUXED P	17 37
		USB_90D	USB	USB EXT_A MUXED N	17 37
	USB_MINI	USB_90D	USB	USB MINI P	8 17
		USB_90D	USB	USB MINI N	8 17
	USB_EXTD	USB_90D	USB	USB EXT_D P	8 17
		USB_90D	USB	USB EXT_D N	8 17
	USB_CAMERA	USB_90D	USB	USB CAMERA P	17 29
		USB_90D	USB	USB CAMERA N	17 29
	USB_BT	USB_90D	USB	USB BT P	17 29
		USB_90D	USB	USB BT N	17 29
	USB_TPAD	USB_90D	USB	USB TPAD P	17 47
		USB_90D	USB	USB TPAD N	17 47
	USB_IR	USB_90D	USB	USB IR P	17 38
		USB_90D	USB	USB IR N	17 38
	USB_EXTB	USB_90D	USB	USB EXT_B P	17 37
		USB_90D	USB	USB EXT_B N	17 37
	USB_T57	USB_90D	USB	USB T57 P	6 38
		USB_90D	USB	USB T57 N	6 38
	USB_EXTC	USB_90D	USB	USB EXT_C P	8 17
		USB_90D	USB	USB EXT_C N	8 17
	USB_SD_CARD	USB_90D	USB	USB SD_CARD P	17 30
		USB_90D	USB	USB SD_CARD N	17 30
	USB_WM	USB_90D	USB	USB WM P	8 17
		USB_90D	USB	USB WM N	8 17
	MCP_USB_RBIA_S			MCP_USB_RBIA_S_GND	17
	SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS MCP 0 CLK	17 18 42
	SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS MCP 0 DATA	17 18 42
	(SMBUS_SMC_MGMT_SCL)	SMB_55S	SMB	SMBUS MCP 1 CLK	18 42
	(SMBUS_SMC_MGMT_SDA)	SMB_55S	SMB	SMBUS MCP 1 DATA	18 42
	HDA_BIT_CLK	HDA_55S	HDA	HDA BIT_CLK	18 51
		HDA_55S	HDA	HDA BIT_CLK_R	18
	HDA_SYNC	HDA_55S	HDA	HDA SYNC	18 51
		HDA_55S	HDA	HDA SYNC_R	18
	HDA_RST_L	HDA_55S	HDA	HDA RST_R_L	18
		HDA_55S	HDA	HDA RST_L	18 51
	HDA_SDIN0	HDA_55S	HDA	HDA SDIN0	18 51
		HDA_55S	HDA	HDA SDIN CODEC	
	HDA_SDOUT	HDA_55S	HDA	HDA SDOUT	18 51
		HDA_55S	HDA	HDA SDOUT_R	18
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	18
	MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	18 24
		CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	24 39
	SPI_CLK	SPI_55S	SPI	SPI_CLK_R	18 41
		SPI_55S	SPI	SPI_CLK	6 41
	SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R	18 41
		SPI_55S	SPI	SPI_MOSI	6 41
	SPI_MISO	SPI_55S	SPI	SPI_MISO	6 18 41
	SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	18 41
		SPI_55S	SPI	SPI_CS0_L	6 41
		SPI_55S	SPI	SPI_MLB_CLK	41 50
		SPI_55S	SPI	SPI_MLB_MOSI	41 50
		SPI_55S	SPI	SPI_MLB_MISO	41 50
		SPI_55S	SPI	SPI_MLB_CS_L	41 50
		SPI_55S	SPI	SPI_ALT_CLK	41
		SPI_55S	SPI	SPI_ALT_MOSI	41
		SPI_55S	SPI	SPI_ALT_MISO	41
		SPI_55S	SPI	SPI_ALT_CS_L	41

SYNCH MASTER=T27 MLB		SYNCH DATE=08/27/2009	
PAGE TITLE			
MCP Constraints 2			
	Apple Inc.		DRAWING NUMBER 051-8563
			SIZE D
		REVISION A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		103 OF 109	
		SHEET 75 OF 80	



CANNOT SYNC THIS PAGE FROM T27, FW CONSTRAINTS CHANGED TO 100OHM DIFF

SYNC MASTER=T27_MLB

SYNC DATE=07/20/2005

FireWire Constraints

Apple Inc.

DRAWING NUMBER

051-8563

SIZE

D

REVISION

A.13.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

105 OF 109

SHEET

77 OF 80



D

C

B

A

D

C

B


A

SYNC_MASTER=T27_MLB

SYNC_DATE=07/28/2009

PAGE TITLE

SMC Constraints

 Apple Inc.

DRAWING NUMBER

051-8563

SIZE

D

REVISION

A.13.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

106 OF 109

SHEET

78 OF 80

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFFAIR PRIMARY GAP	DIFFFAIR NECK GAP
SENSE_I101_55S	*	=1:1_DIFFFAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFFAIR	=1:1_DIFFFAIR
THERM_I101_55S	*	=1:1_DIFFFAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFFAIR	=1:1_DIFFFAIR
DIFFFAIR	*	=1:1_DIFFFAIR			=1:1_DIFFFAIR	=1:1_DIFFFAIR	=1:1_DIFFFAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIIAS OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	(PCIE_AD)	CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M AP CONN P	2 29
		CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M AP CONN N	6 29
	(USB_EXT_A)	USB_90D	USB	USB_EXT_A MUXED P	37 75
	(USB_EXT_A)	USB_90D	USB	USB_EXT_A MUXED N	37 76
	(USB_EXT_A)	USB_90D	USB	USB LT1 P	37 76
	(USB_EXT_A)	USB_90D	USB	USB LT1 N	37 76
	(USB_TPAD)	USB_90D	USB	USB TPAD R P	47
	(USB_TPAD)	USB_90D	USB	USB TPAD R N	47
	(USB_CAMERA)	USB_90D	USB	USB CAMERA CONN P	6 29
	(USB_CAMERA)	USB_90D	USB	USB CAMERA CONN N	6 29
		USB_90D	USB	USB BT CONN P	6 29
		USB_90D	USB	USB BT CONN N	6 29
		USB_90D	USB	USB LT2 P	37
		USB_90D	USB	USB LT2 N	37
		ENET_MDI 100D	ENETCONN	ENETCONN P<3..0>	32
		ENET_MDI 100D	ENETCONN	ENETCONN N<3..0>	32
		SATA_90D	SATA	SATA ODD R2D UF P	36
		SATA_90D	SATA	SATA ODD R2D UF N	36
		SATA_90D	SATA	SATA ODD D2R UF P	6 36
		SATA_90D	SATA	SATA ODD D2R UF N	6 36
		SATA_90D	SATA	SATA HDD D2R UF P	36
		SATA_90D	SATA	SATA HDD D2R UF N	36
		SATA_90D	SATA	SATA HDD D2R UF P	36
		SATA_90D	SATA	SATA HDD R2D RDRV IN P	36
		SATA_90D	SATA	SATA HDD R2D RDRV IN N	36
		SATA_90D	SATA	SATA HDD R2D RDRV IN P	36
		SATA_90D	SATA	SATA HDD R2D RDRV IN N	36
		SATA_90D	SATA	SATA HDD D2R RDRV OUT P	36
		SATA_90D	SATA	SATA HDD D2R RDRV OUT N	36
		SATA_90D	SATA	SATA HDD R2D RDRV OUT P	36
		SATA_90D	SATA	SATA HDD R2D RDRV OUT N	36
		SATA_90D	SATA	SATA HDD D2R NORDRV P	36
		SATA_90D	SATA	SATA HDD D2R NORDRV N	36
		SATA_90D	SATA	SATA HDD R2D NORDRV P	36
		SATA_90D	SATA	SATA HDD R2D NORDRV N	36

Graphics Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE			
		PHYSICAL	SPACING		
		LVDS_100P	LVDS	LVDS_CONN A CLK_P	
		LVDS_100P	LVDS	LVDS_CONN A CLK_N	
		LVDS_100P	LVDS	LVDS_CONN A CLK_F_P	6 67
		LVDS_100P	LVDS	LVDS_CONN A CLK_F_N	6 67
		LVDS_100P	LVDS	LVDS_CONN A DATA_P<2...0>	
		LVDS_100P	LVDS	LVDS_CONN A DATA_N<2...0>	
		LVDS_100P	LVDS	LVDS_CONN B CLK_P	
		LVDS_100P	LVDS	LVDS_CONN B CLK_N	
		LVDS_100P	LVDS	LVDS_CONN B CLK_F_P	
		LVDS_100P	LVDS	LVDS_CONN B CLK_F_N	
		LVDS_100P	LVDS	LVDS_CONN B DATA_P<2...0>	
		LVDS_100P	LVDS	LVDS_CONN B DATA_N<2...0>	
	(DP_EXT_ML)	DP_90D	DISPLAYPORT	DP_EXT_ML_P<3...0>	8 69
		DP_90D	DISPLAYPORT	DP_EXT_ML_N<3...0>	8 69
		DP_90D	DISPLAYPORT	DP_EXT_ML_P<3...0>	69
		DP_90D	DISPLAYPORT	DP_EXT_ML_C_N<3...0>	69
		DP_90D	DISPLAYPORT	DP_EXT_ML_F_P<3...0>	69
		DP_90D	DISPLAYPORT	DP_EXT_ML_F_N<3...0>	69
	(DP_EXT_AUX_CH)	DP_90D	DISPLAYPORT	DP_EXT_AUX_CH_C_P	8 69
		DP_90D	DISPLAYPORT	DP_EXT_AUX_CH_C_N	8 69
		DP_90D	DISPLAYPORT	DP_AUX_CH_SW_P	
		DP_90D	DISPLAYPORT	DP_AUX_CH_SW_N	

Power Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
	CPU1THMSNS_D2	THERM 1701 55S	THERM	CPUTHMSNS D2 P 45
		THERM 1701 55S	THERM	CPUTHMSNS D2 N 45
	CPU_THERMD	THERM 1701 55S	THERM	CPU_THERMD P 9 45
		THERM 1701 55S	THERM	CPU_THERMD N 9 45
	MCPTHMSNS_D2	THERM 1701 55S	THERM	MCPTHMSNS D2 P
		THERM 1701 55S	THERM	MCPTHMSNS D2 N
	MCP_THMDIODE	THERM 1701 55S	THERM	MCP_THMDIODE P 10 45
		THERM 1701 55S	THERM	MCP_THMDIODE N 10 45
	SENSE_DIFFPAIR	SENSE 1701 55S	SENSE	ISNS 1V5_S3 P
		SENSE 1701 55S	SENSE	ISNS 1V5_S3 N
		SENSE 1701 55S	SENSE	ISNS 1V5_S3 R P
		SENSE 1701 55S	SENSE	ISNS 1V5_S3 R N
	SENSE_DIFFPAIR	SENSE 1701 55S	SENSE	ISNS AIRPORT P
		SENSE 1701 55S	SENSE	ISNS AIRPORT N
		SENSE 1701 55S	SENSE	ISNS AIRPORT R P
		SENSE 1701 55S	SENSE	ISNS AIRPORT R N
	SENSE_DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HDD P
		SENSE 1701 55S	SENSE	ISNS HDD N
		SENSE 1701 55S	SENSE	ISNS HDD R P
		SENSE 1701 55S	SENSE	ISNS HDD R N
	SENSE_DIFFPAIR	SENSE 1701 55S	SENSE	ISNS LCDBKLT P
		SENSE 1701 55S	SENSE	ISNS LCDBKLT N
		SENSE 1701 55S	SENSE	ISNS LCDBKLT R P
		SENSE 1701 55S	SENSE	ISNS LCDBKLT R N
	SENSE_DIFFPAIR	SENSE 1701 55S	SENSE	ISNS ODD P
		SENSE 1701 55S	SENSE	ISNS ODD N
		SENSE 1701 55S	SENSE	ISNS ODD R P
		SENSE 1701 55S	SENSE	ISNS ODD R N
	SENSE_DIFFPAIR	SENSE 1701 55S	SENSE	ISNS CPUVTT P 44
		SENSE 1701 55S	SENSE	ISNS CPUVTT N 44
	SENSE_DIFFPAIR	SENSE 1701 55S	SENSE	MCPCORE0_VSEN P 21 62
		SENSE 1701 55S	SENSE	MCPCORE0_VSEN N 21 62
TPV			MEM_POWER	PP1V5R1V35_S3 6 7
			SB_POWER	PP3V3_S5 6 7
			SB_POWER	PP3V3_S0 6 7
			SB_POWER	PP1V5_S0 6 7
			GND	GND

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DIFFPAIR	AUDIO	AUD SPKRAMP LIN P
		DIFFPAIR	AUDIO	AUD SPKRAMP LIN N
		DIFFPAIR	AUDIO	AUD SPKRAMP SUBIN P
		DIFFPAIR	AUDIO	AUD SPKRAMP SUBIN N
		DIFFPAIR	AUDIO	AUD SPKRAMP RIN P
		DIFFPAIR	AUDIO	AUD SPKRAMP RIN N
		DIFFPAIR	AUDIO	SSM2315L P
		DIFFPAIR	AUDIO	SSM2315L N
		DIFFPAIR	AUDIO	SSM2315S P
		DIFFPAIR	AUDIO	SSM2315S N
		DIFFPAIR	AUDIO	SSM2315R P
		DIFFPAIR	AUDIO	SSM2315R N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN L OUT P
		DIFFPAIR	AUDIO	SPKRCONN L OUT N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN S OUT P
		DIFFPAIR	AUDIO	SPKRCONN S OUT N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN R OUT P
		DIFFPAIR	AUDIO	SPKRCONN R OUT N
		DIFFPAIR	AUDIO	BI MIC P
		DIFFPAIR	AUDIO	BI MIC N
		DIFFPAIR	AUDIO	HS MIC P
		DIFFPAIR	AUDIO	HS MIC N

